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Abstract 
As VLSI technology has scaled down towards the Deep Sub-micrometer (DSM) technology the crosstalk delay is flattering a 
great part of the total delay of a circuit. In addition, the escalating of cross-coupling capacitances among on-chip bus wires on the 
identical metal layer generates a situation where the delay of a wire is effectively relying on the electrical status of its adjacent 
wires. Therefore the data patterns on the on-chip data bus will affect the crosstalk delay. In this Paper, the performance of the 
Fibonacci coding techniques with respect to transition energy and crosstalk delay has been carried out and compared between them. 
The simulation results show that the NFF, RF and CRF coding technique offers on average ~50% energy savings and average 
~30% delay reduction. So the entire system performance increases while the crosstalk delay reduces. Hence, these coding 
techniques increase the speed of the bus and/or diminish the total energy dissipation. 
© 2015 The Authors. Published by Elsevier B.V. 
Peer-review under responsibility of scientific committee of International Conference on Advanced Computing Technologies and 
Applications (ICACTA-2015). 
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1. Introduction 
While VLSI technology has scaled down into the deep sub-micrometer (DSM) technology, novel challenges are 
surfacing to the VLSI circuit design engineers. The main key challenge is, the performance of bus based on-chip 
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interconnects has become a bottleneck to the entire system performance. In high performance system like systems-on 
chip (SoCs), Multiprocessors and DSP processors the delay due to interconnects which constitute the on-chip data 
buses and global buses is dominant than the logic gate delay. 
    Crosstalk has become a main culprit for energy dissipation and crosstalk delay of on-chip data buses. Fig.1 shows 
a on-chip data bus capacitive model which is used for the analysis of crosstalk and energy dissipation. CL is the load 
capacitance which includes the receiver gate capacitance and also the wire-to-substrate parasitic capacitance. CI 
denotes the coupling capacitance occurring between neighbouring wires of the bus. In DSM technology, the space 
between on-chip bus wires is reduces, hence the CI dominates the CL i.e. load capacitance [4].  The interwire or 
coupling capacitance depends on the transitions occurring on the on-chip bus wires. The transitions are two types. 
1) Self-transition: The transitions occurring on the same on-chip data bus wire. 
2) Coupling transition: The transition occurring on the adjacent on-chip data bus wires. 
 
       The maximum speed of the signals on on-chip data bus is limited by the crosstalk and worst case crosstalk 
occurring between the adjacent wires. It has been shown that the performance of the on-chip data buses can be 
improved by controlling the amount of crosstalk occurring on the data bus [1, 2].  
      Numerous methods have been projected in literature to remove crosstalk transitions. Shielding technique (SHD) 
is proposed [3] to remove crosstalk transitions by placing a shield wire alternatively among wires of the on-chip data 
buses. As there is no transition on shield wires, the SHD method totally removes crosstalk transitions, hence the speed 
of the bus is improved around 50% but it requires twice the number of bus wires which results an increase of 100% 
area overhead.  
One of the best techniques to improve the performance of the on-chip data bus is to encode the data pattern present 
on the bus to avoid the data transitions and data patterns in code word which generates the crosstalk [5, 7]. 
1) Forbidden transition: A transition from one codeword to a different codeword does not cause neighbouring 
wires to    transition in opposing directions. 
2) Forbidden pattern: The patterns “101” or “010” codewords are not visible in any one of the codeword. 
 
Forbidden pattern coding (FPC) technique [5] prohibits 010 and 101 patterns from codewords, so crosstalk 
transitions are eliminated. It requires 52 wires for a 32-bit on-chip data bus. 
To overcome these problems a novel method is given [7], which include the Forbidden Transition Free Crosstalk 
Avoidance Code. This method eliminates the existing problems and in this the Fibonacci number system is used for 
mapping scheme between the input dataword and Encoded dataword. In this paper, the performances of the 8-bit, 16-
bit and 32-bit data buses are analyzed using Fibonacci coding techniques. This technique requires only 40 to 46 wires 
compared to SHD method which requires 63 wires for 32-bit data bus. 
2. Cross-talk Classification 
The data transition patterns on the data bus are used for classifying the crosstalk on on-chip data buses. The crosstalk 
patterns are classified as 0C, 1C, 2C, 3C, and 4C patterns as in [5], which are given in Table1. 
     The delay expression for the on-chip data bus capacitive model shown in Fig. 1 is given in equation (1) is in [1]. 
The delay Tj of the thj  wire is given in equation (1) as 

 ௝ܶ ൌ ܾܽݏ൫݇Ǥ ܥ௅Ǥ ο ௝ܸ ൅ ݇Ǥ ܥூǤ ο ௝ܸǡ௝ିଵ ൅ ݇Ǥ ܥூǤ ο ௝ܸǡ௝ାଵ൯ሺͳሻ 
3. Energy dissipation of On-chip data bus with crosstalk 
The average bus energy dissipation is affected by crosstalk. The energy dissipation on the on-chip data bus is given 
in equation (2). The energy equation states that the total bus energy is obtained by summing up of the energy 
dissipation of every bus wire, which means energy dissipation depends on the transitions on the data bus. The total 
energy dissipation on on-chip data bus is given as 
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Fig. 1. On-chip capacitive data bus model 
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        Whereܥ௘௙௙ǡ௝  is the effective capacitance on the ݆௧௛ wire defined earlier in Table 1. 
4. Fibonacci number system 
 In this work Crosstalk-free codes are given, which are designed based on the Fibonacci Number System (FNS). 
The Fibonacci number system of order z, where z ≥ 2, is define as z= (Fs, {0,1})[6] given in equation (3). 
2 jjfn   For z  0 ≤  j≤z-1 
1 ..........   j j j zfn fn fn   For   j ≥ z                                                                                                           (3)      
    The Fibonacci number system with order z, z≥2 give various representations for every integer. The uncertainty on 
behalf of integers in FNS with order z, z≥2 is overcome by using a normal-form [8]. 
                Table 1. Crosstalk Classification 
 
 
 
 
 
 
 
 
5. Fibonacci codes for Crosstalk Avoidance 
    Here the data to encode is notated with dataword and the encoded data is notated with codeword. The data which 
is not encoded is representing with binary system, the encoded data is represent with Fibonacci number system. Each 
Crosstalk 
Class 
Ceff
 
Transition patterns 
0c 
Lc  111  Æ 000 
1c 
Lc (1+O ) 000 Æ 110 
2c 
Lc (1+2O ) 101  Æ 111 
3c 
Lc (1+3O ) 100  Æ010 
4c 
Lc (1+4O ) 101  Æ010 
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dataword contains one codeword which are generated based on different Fibonacci coding techniques. The decimal 
equivalent dataword equal to the codeword. 
5.1. Normal-Form Fibonacci (NFF) Coding Technique 
   The above method is explained in 2 parts, which are data encoding and data transmission. In data encoding method 
Fns of order 2 is used to generate codewords. By using NFF encoding algorithm [6] which is shown in Table2 is used 
to generate a unique n-bit codeword for a k-bit dataword [6].  
 
                                                   Table 2.  Normal Form Fibonacci coding algorithm 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
        
     \ 
 
  Transmission of NFF coding technique codewords 0010 and 0001 gives crosstalk transitions in the last 2 bits. This 
problem overcomes by performing xor operation between the data present on the on-chip data bus and data to be 
transmitted. This technique is called Transition Signalling (TS) [6, 9]. 
5.2. Redundant Fibonacci (RF) Coding Technique 
 This technique is used to avoid the crosstalk transitions without using TS technique. In this coding technique the 
Fibonacci numbers as the source essentials with the exemption that f0 is used two times. The fn-1… f0, f0 are the basis 
elements to generate an n-bit codeword. By considering f0 as two times two different set  of codewords are generated, 
that are  redundant Fibonacci (RF) and complement redundant Fibonacci (CRF) codeword .The 2 set codewords  are 
complement to each other. The n-bit   RF codewords generation given in [6] and RF coding technique is generated by 
using Fibonacci coding algorithm [7]. 
5.3. Complement Redundant Fibonacci (CRF) Coding Technique 
CRF codewords are generated while complement each bit of RF codewords. The CRF codeword generation given 
in [6] and CRF encoding algorithm given in Table 3.The code words of dissimilar Fibonacci coding techniques [6] 
are given in Table 4. 
 
 
 
 
 
 
Data input: x; 
 kp  = x; 
for  y = k – 1 to 1 do 
        if  1 y yp fn  then 
             ycw = ‘0’; 
                     else 
            ycw =’1’; 
        end if 
      1 . y y y yp p fn cw  ; 
end for 
0 1; cw p  
Output: 1 2 0.......... ; k kcw cw cw  
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                                                           Table 3.  Complement Redundant Fibonacci coding algorithm. 
 
Data input: x; 
   kp  = x; 
      for  y = k – 1 to 1 do 
               if  1 12
2
 ª º« »¬ ¼
y yp fn  then 
  ycw = ‘0’; 
         else      
  ycw =’1’;  
end if  
 1 1.  y y y yp p fn cw ;   
end for 
     0 1; cw p  
Output: 1 2 0.......... ; k kcw cw cw  
 
                                                   Table 4.  Different coding technique codewords. 
 
 
 
 
 
 
 
 
 
 
 
 
 
6. Results 
        Theoretical performance of the encoding technique is evaluated by applying one thousand unsystematic input 
patterns on the 8, 16 and 32-data buses. Fig. 2. explains the transition energy efficiency of different Fibonacci coding 
techniques for different data buses. Fig. 3. explains the delay efficiency of different Fibonacci coding techniques for 
different data buses. 
7. Performance analysis 
     The results are obtained by giving one thousand unsystematic input patterns on the dissimilar bus width (i.e. 8, 16  
& 32-bit) in 65nm technology. The transition energy of on-chip data bus using the NFF coding technique has saved 
around 40-50%. The transition energy of on-chip data bus using the RF coding technique has saved around 42-52%. 
The transition energy of on-chip data bus using the CRF coding technique has saved around 43-53%.  The crosstalk 
delay of on-chip data bus using the NFF coding technique is reduced around 9-27%. The crosstalk delay of on-chip 
data bus using the RF coding technique is reduced around 10-37%. The crosstalk delay of on-chip data bus using the 
CRF coding technique is reduced around 13-39%. 
 
Dataword 
 
Fibonacci codeword 
4NFF
 
4
TSNFF  4RF  4CRF  
010 
101 
011 
110 
111 
000 
001 
010 
0010 
1000 
0100 
1001 
1010 
0000 
0001 
0010 
0010 
1010 
1110 
0111 
1101 
1101 
1100 
1110 
0100 
1100 
0101 
1101 
1111 
0000 
0001 
0100 
0011 
1011 
1000 
1110 
1111 
0000 
0010 
0011 
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Fig. 2. Transition energy efficiency of Fibonacci coding techniques 
 
 
Fig. 3. Delay efficiency of Fibonacci coding techniques. 
8. Conclusion and future scope 
      In this work the Fibonacci numeral system is used to modify the data into a forbidden transitions free vectors. 
Uncomplicated mapping algorithms are given, that produces a set of NFF, RF and CRF codes with near-optimal 
cardinality. The average bus energy dissipation of un-coded and coded busses is compared by simulation. The 
crosstalk classes 4C and 3C are eliminated and experimental results show that  the NFF,RF and CRF coding technique 
offers on average ~50% energy savings and average ~39% delay reduction (or bus speed improved). 
     The Fibonacci-codes abolish crosstalk totally, but inductance effects not avoided. The worst case inductance 
happens when neighbouring lines switch in the similar direction. A suitable mechanism can be used to diminish the 
inductive effects with the Fibonacci codes in future. 
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